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Iridium Interfacial Stack (IrIS) is the
sputter deposition of high-purity tantalum
silicide (TaSi2-400 nm) / platinum (Pt-200
nm) / iridium (Ir-200 nm) / platinum (Pt-
200 nm) in an ultra-high vacuum system
followed by a 600 ºC anneal in nitrogen
for 30 minutes. IrIS simultaneously acts as
both a bond metal and a diffusion barrier.
This bondable metallization that also acts
as a diffusion barrier can prevent oxygen
from air and gold from the wire-bond
from infiltrating silicon carbide (SiC)
monolithically integrated circuits (ICs)
operating above 500 °C in air for over
1,000 hours. This TaSi2/Pt/Ir/Pt metal-
lization is easily bonded for electrical con-
nection to off-chip circuitry and does not
require extra anneals or masking steps.   
There are two ways that IrIS can be
used in SiC ICs for applications above
500 ºC: it can be put directly on a SiC
ohmic contact metal, such as Ti, or be
used as a bond metal residing on top of
an interconnect metal. For simplicity,
only the use as a bond metal is discussed.
The layer thickness ratio of TaSi2 to the
first Pt layer deposited thereon should be
2:1. This will allow Si from the TaSi2 to
react with the Pt to form Pt2Si during the
600 ºC anneal carried out after all layers
have been deposited. The Ir layer does
not readily form a silicide at 600 ºC, and
thereby prevents the Si from migrating
into the top-most Pt layer during future
anneals and high-temperature IC opera-
tion. The second (i.e., top-most) de-
posited Pt layer needs to be about 200
nm to enable easy wire bonding. The
thickness of 200 nm for Ir was chosen for
initial experiments; further optimization
of the Ir layer thickness may be possible
via further experimentation. Ir itself is
not easily wire-bonded because of its
hardness and much higher melting point
than Pt.   Below the iridium layer, the
TaSi2 and Pt react and form desired Pt2Si
during the post-deposition anneal while
above the iridium layer remains pure Pt
as desired to facilitate easy and strong
wire-bonding to the SiC chip circuitry. 
This work was done by David Spry of Glenn
Research Center. Further information is con-
tained in a TSP (see page 1).
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Iridium Interfacial Stack — IrIS
A bondable metallization stack prevents diffusion of oxygen and gold into silicon carbide
monolithically integrated circuits operating above 500 °C.
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In a photon counting detector array,
each pixel in the array produces an elec-
trical pulse when an incident photon on
that pixel is detected. Detection and de-
modulation of an optical communica-
tion signal that modulated the intensity
of the optical signal requires counting
the number of photon arrivals over a
given interval. As the size of photon
counting photodetector arrays in-
creases, parallel processing of all the pix-
els exceeds the resources available in
current application-specific integrated
circuit (ASIC) and gate array (GA) tech-
nology; the desire for a high fill factor in
avalanche photodiode (APD) detector
arrays also precludes this. 
Through the use of downsampling and
windowing portions of the detector array,
the processing is distributed between the
ASIC and GA. This allows demodulation
of the optical communication signal inci-
dent on a large photon counting detector
array, as well as providing architecture
amenable to algorithmic changes. 
The detector array readout ASIC
functions as a parallel-to-serial con-
verter, serializing the photodetector
array output for subsequent process-
ing. Additional downsampling func-
tionality for each pixel is added to this
ASIC. Due to the large number of pix-
els in the array, the readout time of the
entire photodetector is greater than
the time between photon arrivals;
therefore, a downsampling pre-pro-
cessing step is done in order to in-
crease the time allowed for the readout
to occur. Each pixel drives a small
counter that is incremented at every
detected photon arrival or, equiva-
lently, the charge in a storage capacitor
is incremented. At the end of a user-
configurable counting period (calcu-
lated independently from the ASIC),
Downsampling Photodetector Array With Windowing 
Applications include laser ranging for commercial surveys, and building-to-building 
optical data links. 
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Processing can be distributed across an ASIC and GA through downsampling and windowing portions
of the Detector Array. 
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